



Clock Control Block (ALTCLKCTRL) Megafunction

User Guide



101 Innovation Drive
San Jose, CA 95134
www.altera.com

UG-MF9604-3.0

Document last updated for Altera Complete Design Suite version:
Document publication date:

10.0
February 2012



[Subscribe](#)

© 2012 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



Chapter 1. About this Megafunction

Features	1-1
Device Support	1-1

Chapter 2. Parameter Settings

MegaWizard Parameter Settings	2-1
Command Line Interface Parameters	2-4

Chapter 3. Functional Description

Clock Control Block	3-1
Global Clock Control Block	3-2
Regional Clock Control Block	3-3
External PLL Output Clock Control Block	3-4
Clock Enable Signals	3-4
Clock Enable Timing	3-5
Connectivity Restrictions	3-5
General Restrictions	3-5
Stratix II Devices Restrictions	3-5
Design Example: Global Clock Buffer	3-7
Functional Simulation in the ModelSim-Altera Software	3-8
ALTCLKCTRL Megafunction Ports	3-10
Input Ports	3-10
Output Ports	3-10
Prototypes and Component Declarations	3-11
Verilog HDL Prototype	3-11
VHDL Component Declaration	3-11
VHDL LIBRARY-USE Declaration	3-12

Additional Information

Document Revision History	Info-1
How to Contact Altera	Info-2
Typographic Conventions	Info-2

The clock control block (ALTCLKCTRL) megafunction is a clock control function provided by the Quartus® II MegaWizard™ Plug-In Manager to easily configure the clock control block in supported devices.

The common applications of using this megafunction are as follows:

- Dynamic clock source selection—When using the clock control block, you can select the dynamic clock source that drives the global clock network. However, only certain combinations of signal sources are supported, as described in “[Global Clock Control Block](#)” on page 3–2. You cannot select clock sources dynamically to drive the regional clock networks and the dedicated external clock-out path.
- Dynamic power-down of a clock network—The dynamic clock enable or disable feature allows internal logic to power-down the clock network. When a clock network is powered-down, all the logic fed by that clock network is not toggling, thus the overall power consumption of the device is reduced.

Features

The ALTCLKCTRL megafunction provides the following additional features:

- Supports specification of operation mode of the clock control block
- Supports specification of the number of input clock sources
- Provides an active high clock enable control input

Device Support

The ALTCLKCTRL megafunction is available for Arria®, Cyclone®, HardCopy®, and Stratix® device series.

This section describes the parameter settings for the ALTCLKCTRL megafunction. You can parameterize the megafunction using the MegaWizard Plug-In Manager or the command-line interface (CLI). Altera recommends that you configure the megafunctions using the MegaWizard Plug-In Manager.



This user guide assumes that you are familiar with megafunctions and how to create them. If you are unfamiliar with Altera® megafunctions, refer to the [Introduction to Megafunctions User Guide](#).

MegaWizard Parameter Settings

Table 2–1 provides descriptions of the options available on the individual pages of the ALTCLKCTRL MegaWizard Plug-In Manager.

Table 2–1. ALTCLKCTRL MegaWizard Plug-In Manager Page Options and Description (Part 1 of 3)

MegaWizard Plug-in Manager Page	Configuration Setting	Description
1	Which action do you want to perform?	You can select from the following options: Create a new custom megafunction variation , Edit an existing custom megafunction variation , or Copy an existing custom megafunction variation .
2a	Select a megafunction from the list below	Select ALTCLKCTRL from the I/O category.
	Which device family will you be using?	Specify the device family that you want to use.
	Which type of output file do you want to create?	You can choose AHDL (.tdf), VHDL (.vhd), or Verilog HDL (.v) as the output file type.
	What name do you want for the output file?	Specify the name of the output file.
	Return to this page for another create operation	Turn on this option if you want to return to this page to create multiple megafunctions.

Table 2–1. ALTCLKCTRL MegaWizard Plug-In Manager Page Options and Description (Part 2 of 3)

MegaWizard Plug-in Manager Page	Configuration Setting	Description
3	Currently selected device family	Specifies the device family you chose on page 2a.
	Match project/default	Turn on this option to ensure that the device selected matches the device family that is chosen in the previous page.
	How do you want to use the ALTCLKCTRL?	<p>Specify the ALTCLKCTRL buffering mode. You can select from the following modes:</p> <p>Auto ⁽¹⁾—Allows the Compiler to pick the best clock buffer to use.</p> <p>For global clock—Allows a clock signal to reach all parts of the chip with the same amount of skew; you can select input port <code>clkselect</code> to switch between the four clock inputs.</p> <p>For dual regional clock—half chip ⁽¹⁾—Allows a clock signal to reach half of the chip by using two regional clocks to drive two quadrants; only one clock input is accepted.</p> <p>For regional clock —quarter chip ⁽¹⁾—Allows a clock signal to reach a quadrant of the chip; only one clock input is accepted.</p> <p>For external path—Represents the clock path from the outputs of the PLL to the dedicated clock output pins; only one clock output is accepted.</p> <p>For periphery clock ⁽²⁾—Allows a clock signal to reach a quadrant or an octant of the chip depending on the device; only one clock input is accepted.</p>
	How many clock inputs would you like? ⁽³⁾	Specify the number of input clock sources for the clock control block. You can specify up to four clock inputs.
	Create 'ena' port to enable or disable the clock network driven by this buffer ^{(2), (4)}	Turn on this option if you want to create an active high clock enable signal to enable or disable the clock network.
	Ensure glitch-free switchover implementation	<p>Turn on this option to implement a glitch-free switchover when you use multiple clock inputs.</p> <p>You must ensure the clock that is currently selected is running before switching to another source. If the selected clock is not running, the glitch-free switchover implementation will not be able to switch to the new clock source.</p> <p>By default, the <code>clkselect</code> port is set to 00. A clock must be applied to <code>inclk0x</code> for the values on the <code>clkselect</code> ports to be read.</p>

Table 2–1. ALTCLKCTRL MegaWizard Plug-In Manager Page Options and Description (Part 3 of 3)

MegaWizard Plug-in Manager Page	Configuration Setting	Description
4	Generate netlist	Turn on this option if you want to generate a netlist for your third-party EDA synthesis tool to estimate the timing and resource usage of the megafunction. If you turn on this option, a netlist file (_syn.v) is generated. This file is a representation of the customized logic used in the Quartus II software and provides connectivity of the architectural elements in the megafunction but may not represent true functionality.
6	Summary Page	<p>Specify the types of files to be generated. Only the files marked with red check marks are optional.</p> <p>Choose from the following types of files:</p> <ul style="list-style-type: none"> ■ Variation file ⁽⁵⁾ ■ AHDL Include file (<function name>.inc) ■ VHDL component declaration file (<function name>.cmp) ■ Quartus II symbol file (<function name>.bsf) ■ Instantiation template file (<function name>_inst.v) ■ Verilog HDL black box file (<function name>_bb.v) ■ Synthesis area and timing estimation netlist (_syn.v) ⁽⁶⁾ <p>For more information about the wizard-generated files, refer to Quartus II Help or to the <i>Recommended HDL Coding Styles</i> chapter in volume 1 of the <i>Quartus II Handbook</i>.</p>

Notes to Table 2–1:

- (1) This option is not supported in Cyclone II and Cyclone III devices.
- (2) This option is not supported in Arria GX, Cyclone II, Cyclone III, Hardcopy II, Stratix II, and Stratix II GX devices.
- (3) You can change the number of clock inputs only if you choose the **Auto** or **For global clock** options.
- (4) Not supported if you choose the **For periphery clock** option.
- (5) The Variation file contains wrapper code in the language you specified on page 2a and is automatically generated.
- (6) The synthesis area and timing estimation netlist file (**_syn.v**) is automatically generated if the **Generate netlist** option on page 4 is turned on.

Command Line Interface Parameters

Expert users can choose to instantiate and parameterize the megafunction through the command-line interface using the clear box generator command. This method requires you to have command-line scripting knowledge.



For more information about using the clear box generator, refer to the *Introduction to Megafunctions User Guide*.

Table 2–2 lists the parameters for the ALTCLKCTRL megafunction.

Table 2–2. ALTCLKCTRL Megafunction Parameters

Parameter Name	Type	Required	Comments												
clock_type	String	Yes	<div>This parameter specifies the operation mode. The values are:<table><tr><th>Value</th><th>Signal Selection</th></tr><tr><td>AUTO</td><td>Auto-selected clock (default value)</td></tr><tr><td>GCLK</td><td>Global clock</td></tr><tr><td>LCLK</td><td>Regional clock</td></tr><tr><td>EXTCLK</td><td>External clock</td></tr><tr><td>SIDE_CLK</td><td>Dual-regional clock</td></tr></table></div> <div>The clkselect and ena ports are unavailable if the clock_type parameter is set to EXTCLK.</div>	Value	Signal Selection	AUTO	Auto-selected clock (default value)	GCLK	Global clock	LCLK	Regional clock	EXTCLK	External clock	SIDE_CLK	Dual-regional clock
Value	Signal Selection														
AUTO	Auto-selected clock (default value)														
GCLK	Global clock														
LCLK	Regional clock														
EXTCLK	External clock														
SIDE_CLK	Dual-regional clock														
ena_register_mode	String	No	Register mode for the ena port. Values are NONE , FALLING_EDGE , and DOUBLE_REGISTER . Only available in Stratix III and Stratix IV devices.												
lpm_hint	String	No	Allows you to specify Altera-specific parameters in VHDL Design Files (.vhd). The default value is UNUSED .												
lpm_type	String	No	Identifies the library of parameterized modules (LPM) entity name in VHDL Design Files (.vhd).												
intended_device_family	String	No	Used for modeling and behavioral simulation purposes. Create the ALTCLKCTRL megafunction with the MegaWizard Plug-In Manager to get the value for this parameter.												
implement_in_les	String	No	Specifies if you want the clock control unit to be implemented using logic elements (LEs). Values are “ ON ” or “ OFF ”. The default setting is “ OFF ”.												
number_of_clocks	Integer	Yes	Specifies the number of global-type clock inputs. Values are numeric type (1 to 4). For other clock types, only one clock input is accepted.												
use_glitch_free_switch_over_implementation	String	No	Specifies if you want to implement a glitch-free switchover when you use multiple clock inputs. Values are “ ON ” and “ OFF ”. If ommited, the default setting is “ OFF ”.												
width_select	Integer	Yes	Specifies the width of the clock select when you use multiple clock inputs. The clock select inputs dynamically selects the clock source that drives the clock network. The values are 1 or 2 . If ommited, the default value is 1 , which means 1-bit width.												

This chapter describes the functional description and the design examples of the ALTCLKCTRL megafunction. This section also includes the prototype, component declarations, and the ports descriptions of the ALTCLKCTRL megafunction. You can use the ports to customize the ALTCLKCTRL megafunction according to your application.

Clock Control Block

A clock control block is a dynamic clock buffer that allows you to enable and disable the clock network and dynamically switch between multiple sources to drive the clock network. [Table 3–1](#) shows the clock control block and the devices that support it.

Table 3–1. Clock Buffers that Drive the Clock Control Block

Clock Control Block	Arria GX	Stratix IV	Stratix III	Stratix II	Stratix II GX	Cyclone III	Cyclone II	HardCopy II
Global Clock Network	✓	✓	✓	✓	✓	✓	✓	✓
Dual Regional Clock Network	✓	✓	✓	✓	✓	—	—	✓
Regional Clock Network	✓	✓	✓	✓	✓	—	—	✓
Dedicated External Clock Out Path	✓	✓	✓	✓	✓	✓	✓	✓
For Periphery Clock	—	✓	—	—	—	—	—	—

The global clock network allows a clock signal (or other global signals) to reach all parts of the chip with a similar amount of skew. The regional clock network allows a signal to reach one quadrant of the chip (though half of the chip can be reached by driving two quadrants). The external clock-out path represents the clock path from the outputs of the phase-locked loop (PLL) to the dedicated PLL_OUT pins. The ALTCLKCTRL megafunction also provides glitch-free implementation for multiple clock input signals.




You must ensure the clock that is currently selected is running before switching to another source. If the selected clock is not running, the glitch-free switchover implementation will not be able to switch to the new clock source.

Global Clock Control Block

When a clock control block is configured to drive a global clock network, you can select the clock source statically or you can control the selection dynamically by using internal logic to drive multiplexer selector inputs. When selecting the clock source statically, you can set the clock source to any of the inputs. For example, you can use the dedicated CLK pin, internal logic, and PLL outputs.

When selecting the clock source dynamically, you can select two PLL outputs (such as c0 or c1), a combination of clock pins, or PLL outputs. **Figure 3–1** shows a clock control block and the possible sources that can drive the global clock network in a Stratix II device.

Figure 3–1. Global Clock Control Block in Stratix II Devices




Notes to Figure 3–1:

- (1) You can dynamically control these clock select signals through internal logic only when the device is operating in user mode.
- (2) You can only set these clock select signals through a configuration file and cannot be dynamically controlled during user-mode operation.

Regional Clock Control Block

When the clock control block is configured to drive a regional clock network, you can only control the clock source selection statically. You can set any inputs to the clock select multiplexer as the clock source. Figure 3-2 shows a clock control block configured to drive a regional clock network in a Stratix II device.

Figure 3-2. Regional Clock Control Block in Stratix II Devices



Notes to Figure 3-2:


- (1) You can only control these clock select signals through a configuration file and cannot be dynamically controlled during user-mode operation.
- (2) Only the **CLKn** pins on the top and bottom of the device feed to the regional clock control blocks.

The unused global and regional clock networks are powered down automatically in the configuration file generated by the Quartus II software. The dynamic clock enable feature allows the internal logic to control the power for the GCLK and RCLK networks. You can enable or disable the clock network with the **ALTCLKCTRL** megafunction.

External PLL Output Clock Control Block

When the clock control block is configured to drive the dedicated external clock out, you can only control the clock source selection statically. You can only set the PLL outputs as the clock source. Figure 3-3 shows a clock control block configured to drive a dedicated external clock out for Stratix II devices.

Figure 3-3. External PLL Output Clock Control Block in Stratix II Devices (1)




Notes to Figure 3-3:

- (1) The clock control block feeds to a multiplexer within the PLL_OUT pin's I/O element (IOE). The PLL_OUT pin is a dual-purpose pin. Therefore, this multiplexer selects either an internal signal or the output of the clock control block.
- (2) You can only set these clock select signals through the configuration file and cannot be dynamically controlled during user-mode operation.

Clock Enable Signals

In Stratix II devices, the clock enable signals are supported at the clock network level. This allows you to enable or disable the GCLK and RCLK networks, or the PLL_OUT pins, which is useful for applications that require low power or sleep mode. Figure 3-4 shows how the ena clock enable signal is implemented.


Figure 3-4. Clock Enable Implementation in Stratix II Devices



Clock Enable Timing

Figure 3–5 shows a functional timing waveform example for clock-output enable. Clock enable is synchronous with the falling edge of the input clock.

Figure 3–5. Clock Enable Timing



Connectivity Restrictions

The following section describes the restrictions associated with the signal sources that can drive the `inclk[]` input.

General Restrictions

- The `inclk[]` ports that you use must be consistent with the `clkselect[]` ports that you use. For more information about how `clkselect[1..0]` maps to `inclk[0..3]x`, refer to [Table 3–4 on page 3–9](#).
- When you are using multiple input sources, the `inclk[]` ports can only be driven by the dedicated clock input pins and the PLL clock outputs. Dedicated clock input pins must feed only `inclk[0]` and `inclk[1]`, while the PLL clock outputs must feed only `inclk[2]` and `inclk[3]`.
- If the clock control block feeds any `inclk[]` port of another clock control block, both must be able to be reduced to a single clock control block of equivalent functionality.
- When you are using the glitch free switchover feature, the clock you are switching from must be active. If it is not active, the switchover circuit will not be able to transition from the clock you originally selected.

Stratix II Devices Restrictions

- When connecting dedicated clock input pins to `inclk0x` and `inclk1x`, you must connect the low order CLK pin to `inclk0x` and the high order CLK pin to `inclk1x`. For example, if you are connecting `CLK14p` and `CLK15p` to a clock control block, `CLK14p` must connect to `inclk0x` and `CLK15p` must connect to `inclk1x`. The Quartus II software has the ability in most cases to swap ports as required, but this can help to solve errors that you may encounter in the Quartus II fitter.
- When connecting PLL output ports to `inclk2x` and `inclk3x`, you must connect the low order PLL port to `inclk2x` and the high order PLL port to `inclk3x`. For example, if you are connecting PLL output ports `C0` and `C1` to a clock control block, `C0` must connect to `inclk2x` and `C1` must connect to `inclk3x`. The Quartus II software has the ability in most cases to swap ports as required, but this can help to solve errors that you may encounter in the Quartus II fitter.



For more information about valid connectivity configurations, refer to the *Clocking* section of the PLL chapter in the handbook of the device family you are using. Each global and regional resource has a clock control block. Use the information shown in the *Clocking* section of the handbook to determine the valid dedicated clock pin and PLL output port resources which can feed any global or regional resource through a clock control block.

Table 3–2 summarizes which ports are used by the different clock control block types. If a port is not available for a particular clock network, clock control block placement is restricted to only the clock network types that support that port.

Table 3–2. ALTCLKCTRL Megafunction Clock Control Block Port Usage

Port	Global	Regional	External Clock
inclk[3..0]	Has all four ports	Has only inclk[0]	Has only inclk[0]
clkselect[1:0]	Yes	No	No
ena	Yes	Yes	Yes
outclk	Yes	Yes	Yes

As shown in Table 3–2, all clock buffer types support the clock enable feature, while only the global clock network supports the dynamic clock source selection feature.

If the `CLOCK_TYPE` value is set to **AUTO**, the Quartus II software selects the clock control block type that meets all the requirements. For example, if you use the dynamic clock source selection and the clock control block feeds a pin, a global clock control block is used. Similarly, if the clock control block feeds a pin that cannot be reached by the PLL using an external clock output path (in other words, not a dedicated clock path), a global clock network is used. In this case, a warning message about the “irregular” path to the pin is issued.



You can also instantiate a clock block in HDL without specifying the `clock_type` parameter or setting the clock type to the default value, **Auto**, and use a global signal assignment in the assignment editor to control the clock resource. This method allows you to change the clock resource without resynthesizing the design. In the assignment editor, use the following assignment example:

```
<instantiation name>|altclkctrl_<unique_part>:auto_generated|outclk.
```

Design Example: Global Clock Buffer

This design example uses the ALTCLKCTRL megafunction to select clock signals from the PLL outputs and dedicated clock pins in the Stratix II device. This example uses the MegaWizard Plug-In Manager in the Quartus II software.

In this example, perform the following:

- Generate a clock control block using the ALTCLKCTRL megafunction in the MegaWizard Plug-In Manager
- Simulate the design in the ModelSim®-Altera software

The design examples are available for download from the following locations:

- On the [Documentation: Quartus II Development Software](#) page, expand the **Using Megafunctions** section and then expand the **I/O** section.
- On the [Documentation: User Guides](#) section of the Altera website.

To select clock signals from the PLL outputs and dedicated clock pins in the Stratix II device, follow these steps:

1. Open **altclkctrl_DesignExample.zip** and extract **altclkctrl_ex.qar**.
2. In the Quartus II software, open **altclkctrl_ex.qar** and restore the archive file into your working directory.
3. Open the top-level file, **altclkctrl_ex.bdf**.
4. Double-click on a blank area in the schematic.
5. In the Symbol window, click on the **MegaWizard Plug-In Manager** button. Page 1 of the MegaWizard Plug-In Manager appears.
6. Select **Create a new custom megafunction variation**.
7. Click **Next**. Page 2a of the MegaWizard Plug-In Manager appears.
8. In the MegaWizard Plug-In Manager pages, select or verify the configuration settings shown in [Table 3-3](#). Click **Next** to advance from one page to the next.

Table 3-3. Configuration Settings for ALTCLKCTRL Design Example (Part 1 of 2)

MegaWizard Plug-in Manager Page	Configuration Setting	Value
2a	Which megafunction would you like to customize?	ALTCLKCTRL
	Which device family will you be using?	Stratix II
	Which type of output file do you want to create?	AHDL
	What name do you want for the output file?	clkctrl_gclk
3	Currently selected device family	Stratix II
	Match project/default	Selected
	How do you want to use the altclkctrl?	For global clock
	How many clock inputs would you like?	4
	Create 'ena' port to enable or disable the clock network driven by this buffer	Selected
	Ensure glitch-free switchover implementation	Selected

Table 3-3. Configuration Settings for ALTCLKCTRL Design Example (Part 2 of 2)

MegaWizard Plug-in Manager Page	Configuration Setting	Value
4	Generate netlist	Selected
5	Variation file	Selected
	AHDL Include file	Selected
	VHDL component declaration file	Selected
	Quartus II symbol file	Selected
	Instantiation template file	Selected
	Verilog HDL black-box file	Selected
	Synthesis area and timing estimation netlist	Selected

9. Click **Finish**. The clkctrl_gclk module is now built.
10. In the Symbol window, click **OK**.
11. Move the mouse to align the clkctrl_gclk symbol with the existing ports in the **altclkctrl_ex.bdf**. Click to place the symbol. You have now completed the design file.
12. On the File menu, click **Save**.
13. Run a full compilation.

Functional Simulation in the ModelSim-Altera Software

Simulate the clock control block design in the ModelSim-Altera software to generate a waveform display of the device behavior. You should be familiar with the ModelSim-Altera software before using the design examples. To get started with the ModelSim-Altera software, refer to the [ModelSim-Altera Software Support](#) page on the Altera website. The support page includes links to such topics as installation, usage, and troubleshooting.


Set up and simulate the design in the ModelSim-Altera software by performing the following steps:

1. Unzip the **altclkctrl_ex_msim.zip** file to any working directory on your PC.
2. Start the ModelSim-Altera software.
3. On the File menu, click **Change Directory**.
4. Select the folder in which you unzipped the files.
5. Click **OK**.
6. On the Tools menu, select **TCL**, then click **Execute Macro**.
7. Select the **altclkctrl_ex_msim.do** file and click **Open**. The **altclkctrl_ex_msim.do** file is a script file for the ModelSim-Altera software to automate all the necessary settings for the simulation.
8. Verify the results shown in the Waveform Viewer window with the expected waveform in [Figure 3-6](#).

You can rearrange signals, remove signals, add signals, and change the radix by modifying the script in `altclkctrl_ex_msim.do` accordingly.

Figure 3-6 shows the expected simulation results in the ModelSim-Altera software.

Figure 3-6. ModelSim-Altera Simulation Waveforms



The objective of the functional simulation waveform is to highlight the dynamic clock switching process. The design example uses four clock input ports named `inclk3x`, `inclk2x`, `inclk1x`, and `inclk0x` with the output enable port named `ena`. Output is enabled when the `ena` port is asserted.

The megafunction uses a built-in multiplexer to output the selected clock at `outclk` based on the value of `clkselect[1..0]`. Observe the behavior of the `clkout` signal whenever the value of `clkselect[1..0]` changes. When the `clkselect[1..0]` value is “00”, the `inclk0x` signal is output to `outclk` port. When the `clkselect[1..0]` signal changes to “01”, the `outclk` port takes the value of the `inclk1x` signal. This behavior is described in Table 3-4. The value of `clkselect[1..0]` determines the signal selection of `outclk`.

Table 3-4. Clock Input Selection

clkselect[1..0]	outclk
00	inclk0x
01	inclk1x
10	inclk2x
11	inclk3x

ALTCLKCTRL Megafunction Ports

Table 3–5 and Table 3–6 lists the input and output ports for the ALTCLKCTRL megafunction.

Input Ports

Table 3–5. ALTCLKCTRL Megafunction Input Ports

Port Name	Required	Description	Comments										
clkselect[]	No	Input that dynamically selects the clock source to drive the clock network that is driven by the clock buffer.	<p>Input port[1 DOWNTO 0] wide.</p> <p>If omitted, the default is GND.</p> <p>If this signal is connected, only the global clock network can be driven by this clock control block.</p> <table><tr><th>Binary Value</th><th>Signal Selection</th></tr><tr><td>00</td><td>inclk[0]</td></tr><tr><td>01</td><td>inclk[1]</td></tr><tr><td>10</td><td>inclk[2]</td></tr><tr><td>11</td><td>inclk[3]</td></tr></table>	Binary Value	Signal Selection	00	inclk[0]	01	inclk[1]	10	inclk[2]	11	inclk[3]
Binary Value	Signal Selection												
00	inclk[0]												
01	inclk[1]												
10	inclk[2]												
11	inclk[3]												
ena	No	Clock enable of the clock buffer	<p>If omitted, the default value is V_{CC}.</p> <p>This option cannot be used for the external clock output path in Cyclone® II device, and periphery clock network path in Stratix® III and Stratix IV devices.</p>										
inclk[]	Yes	Clock input of the clock buffer	<p>Input port [3 DOWNTO 0] wide.</p> <p>You can specify up to four clock inputs, inclk[3:0].</p> <p>Clock pins, clock outputs from the PLL, and core signals can drive the inclk[] port.</p> <p>Multiple clock inputs are only supported for the global and auto-selected clock networks.</p>										

Output Ports

Table 3–6. ALTCLKCTRL Megafunction Output Ports

Port Name	Required	Description	Comments
outclk	Yes	Output of the clock buffer.	—

Prototypes and Component Declarations

This section describes the prototypes and component declarations of the ALTCLKCTRL megafunction.

Verilog HDL Prototype

You can locate the following Verilog HDL prototype in the Verilog Design File (.v) **altera_mf.v** in the *<Quartus II installation directory>\eda\synthesis* directory.

```
module altclkctrl
#(
    parameter    clock_type = "AUTO",
    parameter    intended_device_family = "unused",
    parameter    ena_register_mode = "falling edge",
    parameter    implement_in_les = "OFF",
    parameter    number_of_clocks = 4,
    parameter    use_glitch_free_switch_over_implementation = "OFF",
    parameter    width_clkselect = 2,
    parameter    lpm_type = "altclkctrl",
    parameter    lpm_hint = "unused")
(
    input  wire    [width_clkselect-1:0]  clkselect,
    input  wire    ena,
    input  wire    [number_of_clocks-1:0] inclk,
    output wire    outclk)/* synthesis syn_black_box=1 */;
endmodule //altclkctrl
```

VHDL Component Declaration

The following VHDL component declaration is located in the VHDL Design File (.vhd) **altera_mf_components.vhd** in the *<Quartus II installation directory>\libraries\vhdl\altera_mf* directory.

```
component altclkctrl
generic (
    clock_type:string := "AUTO";
    intended_device_family:string := "unused";
    ena_register_mode:string := "falling edge";
    implement_in_les:string := "OFF";
    number_of_clocks:natural := 4;
    use_glitch_free_switch_over_implementation:string := "OFF";
    width_clkselect:natural := 2;
    lpm_hint:string := "UNUSED";
    lpm_type:string := "altclkctrl"
);
port(
```

```
        clkselect:in std_logic_vector(width_clkselect-1 downto 0) :=  
(others => '0');  
        ena:    in std_logic := '1';  
        inclk: in std_logic_vector(number_of_clocks-1 downto 0) :=  
(others => '0');  
        outclk:out std_logic  
    );  
end component;
```

VHDL LIBRARY-USE Declaration

The VHDL LIBRARY-USE declaration is not required if you use the VHDL component declaration.

```
LIBRARY altera_mf;  
USE altera_mf.altera_mf_components.all;
```

This chapter provides additional information about the document and Altera.

Document Revision History

The following table lists the revision history for this document.

Date	Version	Changes
February 2012	3.0	<ul style="list-style-type: none"> ■ Updated information for switchover usage. ■ Added a note about assigning clock type through assignment editor.
September 2010	2.5	Updated ports and parameters
December 2008	2.4	<ul style="list-style-type: none"> ■ Updated the following sections: <ul style="list-style-type: none"> ■ “Device Family Support” section ■ “Introduction” section ■ “General Description” section ■ “Design Example: Global Clock Buffer” section ■ “Functional Simulation in the ModelSim-Altera Software” section ■ “This chapter describes the prototype, component declaration, ports, and parameters of the ALTCLKCTRL megafunction. These ports and parameters are available to customize the ALTCLKCTRL megafunction according to your application.” section ■ “How to Contact Altera” section ■ Removed the following sections: <ul style="list-style-type: none"> ■ “Resource Utilization & Performance” section ■ “Software and System Requirements” section ■ “Inferring Megafunctions from HDL Code” section ■ “Instantiating Megafunctions in HDL Code or Schematic Designs” section ■ “Identifying a Megafunction after Compilation” section ■ “SignalTap II Embedded Logic Analyzer” section ■ Removed all screenshots in the “MegaWizard Plug-In Manager Page Descriptions” section ■ Reorganized the “MegaWizard Plug-In Manager Page Descriptions” section into table format. ■ Renamed “About this User Guide” section to “Additional Information” and moved the section to the end of the user guide.
May 2007	2.3	Updated for Quartus II software version 7.1, including: <ul style="list-style-type: none"> ■ Added information on Cyclone® III and Arria® GX device support ■ Added Referenced Documents section
March 2007	2.2	Added Cyclone III device to list of supported devices.
December 2006	2.1	Updated device family support to include Stratix® III devices.

Date	Version	Changes
October 2006	2.0	Updated for Quartus II version 6.0, including <ul style="list-style-type: none"> ■ Screen shots ■ ModelSim section in Chapter 2
September 2004	1.0	Initial release

How to Contact Altera

To locate the most up-to-date information about Altera products, refer to the following table.

Contact ⁽¹⁾	Contact Method	Address
Technical support	Website	www.altera.com/support
Technical training	Website	www.altera.com/training
	Email	custrain@altera.com
Product literature	Website	www.altera.com/literature
Nontechnical support (general) (software licensing)	Email	nacomp@altera.com
	Email	authorization@altera.com









Note to Table:

(1) You can also contact your local Altera sales office or sales representative.

Typographic Conventions

The following table shows the typographic conventions this document uses.

Visual Cue	Meaning
Bold Type with Initial Capital Letters	Indicate command names, dialog box titles, dialog box options, and other GUI labels. For example, Save As dialog box. For GUI elements, capitalization matches the GUI.
bold type	Indicates directory names, project names, disk drive names, file names, file name extensions, software utility names, and GUI labels. For example, \qdesigns directory, D: drive, and chiptrip.gdf file.
<i>Italic Type with Initial Capital Letters</i>	Indicate document titles. For example, <i>Stratix IV Design Guidelines</i> .
<i>italic type</i>	Indicates variables. For example, $n + 1$. Variable names are enclosed in angle brackets (< >). For example, <file name> and <project name>.pof file.
Initial Capital Letters	Indicate keyboard keys and menu names. For example, the Delete key and the Options menu.
“Subheading Title”	Quotation marks indicate references to sections in a document and titles of Quartus II Help topics. For example, “Typographic Conventions.”

Visual Cue	Meaning
Courier type	<p>Indicates signal, port, register, bit, block, and primitive names. For example, <code>data1</code>, <code>tdi</code>, and <code>input</code>. The suffix <code>n</code> denotes an active-low signal. For example, <code>resetn</code>.</p> <p>Indicates command line commands and anything that must be typed exactly as it appears. For example, <code>c:\qdesigns\tutorial\chiptrip.gdf</code>.</p> <p>Also indicates sections of an actual file, such as a Report File, references to parts of files (for example, the AHDL keyword <code>SUBDESIGN</code>), and logic function names (for example, <code>TRI</code>).</p>
	An angled arrow instructs you to press the Enter key.
1., 2., 3., and a., b., c., and so on	Numbered steps indicate a list of items when the sequence of the items is important, such as the steps listed in a procedure.
■ ■ ■	Bullets indicate a list of items when the sequence of the items is not important.
	The hand points to information that requires special attention.
	The question mark directs you to a software help system with related information.
	The feet direct you to another document or website with related information.
	The multimedia icon directs you to a related multimedia presentation.
	A caution calls attention to a condition or possible situation that can damage or destroy the product or your work.
	A warning calls attention to a condition or possible situation that can cause you injury.
	The envelope links to the Email Subscription Management Center page of the Altera website, where you can sign up to receive update notifications for Altera documents.